

Computer Architecture and Operating Systems Lecture 3: Computer Architecture

Andrei Tatarnikov

atatarnikov@hse.ru @andrewt0301

Computer Under Cover



- 1. Monitor
- 2. Hard drive
- 3. CPU (Processor)
- 4. Fan with cover
- 5. Spot for memory DIMMs
- 6. Spot for battery
- 7. Motherboard
- 8. Fan with cover
- 9. DVD drive
- 10.Keyboard

Computer Organization

One or more CPUs and device controllers connected through a bus providing access to shared memory



Program Under Hood

- Application software
 - Written in high-level language

System software

- Compiler: translates high-level language code to machine code
- Operating System: service code
 - Handling input/output
 - Managing memory and storage
 - Scheduling tasks & sharing resources

Hardware

CPU, memory, I/O controllers



Levels of Program Code



Assembly

language

program

language program

(for RISC-V)

(for RISC-V)



00000000111001100110000000100011 0000000010100110011010000100011 000000000000000100000001100111

High-level language

- Level of abstraction closer to problem domain
- Provides productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data

Abstractions

- Abstraction helps us deal with complexity
 - Hide lower-level detail
- Instruction set architecture (ISA)
 - The hardware/software interface
- Application binary interface (ABI)
 - The ISA plus system software interface
- Implementation (microarchitecture)
 - The details underlying the interface



Inside the Processor (CPU)

Central Processing Unit (CPU) is the heart of any computer system.

Main components:

- Register file: small fast memory for immediate access to data
- Datapath: performs operations on data
- Control unit: sequences datapath, memory, etc.



CPU Clocking



Operation of digital hardware governed by a constantrate clock

- Clock period: duration of a clock cycle
 e.g., 250 ps = 0.25 ns = 250×10⁻¹² s
- Clock frequency (rate): cycles per second
 e.g., 4.0 GHz = 4000 MHz = 4.0×10⁹ Hz

CPU Time

- Performance depends on
 - Algorithm: affects IC, possibly CPI
 - Programming language: affects IC, CPI
 - Compiler: affects IC, CPI
 - Instruction set architecture: affects IC, CPI, T_c

Instruction Set Architecture (ISA)

Instruction set architecture (ISA) is the interface between the hardware and the lowest-level software. This is one of the most important abstractions.

ISA Classification

- Complex instruction set computer (CISC)
 - x86/x64 (Intel and AMD)
- Reduced instruction set computer (RISC)
 - ARM, PowerPC, MIPS, RISC-V
- Very long instruction word (VLIW)
 - Itanium, Elbrus



Reduced Instruction Set Computing (RISC)

Reduced Instruction Set Computing (RISC) concept was proposed by teams of researchers at **Stanford University** (John Hennessy) and **University of California Berkeley** (David Paterson) in **early 1980s** as an alternative of Complex Instruction Set Computing (CISC) dominating at that time.



RISC ISAs dominate – most mobile devices use ARM (RISC)

Modern CISC ISAs (x86/x64) are RISC-like underneath

2017 Turing Award to Patterson and Hennessy

RISC Principles

- All instructions are executed by hardware
- Maximize the rate at which instructions are issued
- Instructions should be easy to decode
- Only loads and stores should reference memory
- Provide plenty of registers

RISC-V ISA

- Simple ISA by UC Berkeley (2010)
- Open and Free
- Wide-Purpose Configurable ISA (from IoT to mainframes)
- Maintained by RISC-V Foundation (moved to Switzerland)
- Supported by many IT Companies and Universities

RISC-V Community

Wide Support of IT Companies (except Intel and ARM) and Universities

How CPU Works

Instruction Execution

- 1. Fetch next instruction from memory into instruction register
- 2. Change program counter to point to next instruction
- 3. Determine type of instruction just fetched
- 4. If instructions uses word in memory, determine where Fetch word, if needed, into CPU register
- 5. Execute the instruction
- 6. Go to step 1 to begin executing following instruction

RISC-V CPU Scheme

RISC-V General-Purpose Registers

	Saver	Use	Name	Register
	n/a	constant 0	zero	x0
	caller	return addr	ra	x1
	callee	stack ptr	sp	x2
3		gbl ptr	gp	x3
		thread ptr	tp	x4
] 1	caller	temporaries	t0-t2	x5-x7
	callee	saved/ frame ptr	s0/fp	x8
	callee	saved	s1	x9
	caller	arguments	a0-a7	x10-x17
	callee	saved	s2-s11	x18-x27
	caller	temporaries	t3-t6	x28-x31

32 Registers

32 (or 64) Bits Wide

RISC-V Instructions

- Fixed-size 32 bit instructions
- Always three operands: d -> op(s, t)
- Instruction types
 - Computational instructions
 - Load-store instructions
 - Control-transfer instructions
 - System instructions
- All operations done with registers

Assembly Programming

High Level Language vs Assembly Language

- 1. Primitive arithmetic and logical operations
- 2. Complex data types and data structures
- Complex control structures – conditional statements, loops and procedures
- 4. Not suitable for direct implementation in hardware

- 1. Primitive arithmetic and logical operations
- 2. Primitive data structures– bits and integers
- 3. Control transfer instructions
- 4. Designed to be directly implementable in hardware

Computational Instructions

- Arithmetic, comparison, logical, and shift operations.
- Register-Register Instructions:
 - 2 source operand registers
 - I destination register
 - Format: op dest, src1, src2

Arithmetic	Comparisons	Logical	Shifts
add, sub	slt, sltu	and, or, xor	sll, srl, sra

addx3, x1, x2sltx3, x1, x2andx3, x1, x2sllx3, x1, x2

x3 <- x1 + x2 if x1 < x2 then x3 = 1 else x3 = 0 x3 <- x1 & x2 x3 <- x1 << x2

Register-Immediate Instructions

- One operand comes from a register and the other is a small constant that is encoded into the instruction.
 - Format: op dest, src1, src2

Format	Arithmetic	Comparisons	Logical	Shifts
Register-Register	add, sub	slt, sltu	and, or, xor	sll, srl, sra
Register-Immediate	addi	slti, sltiu	andi, ori, xori	slli, srli, srai
addi x3 andi x3 slli x3 addi x3	8, x1, 3 8, x1, 3 8, x1, 3 8, x1, -3	x3 <- x x3 <- x x3 <- x x3 <- x	1 + 3 1 & 3 1 << 3 1 - 3	

No subi, instead use negative constant.

Compound Computations

Execute a = ((b+3) >> c) - 1;

- Break up complex expression into basic computations.
 - Our instructions can only specify two source operands and one destination operand (also known as three address instruction).
- Assume a, b, c are in registers x1, x2, and x3 respectively. Use x4 for t0, and x5 for t1.

addi x4, x2, 3t0 = b + 3;srlx5, x4, x3t1 = t0 >> c;addi x1, x5, -1a = t1 - 1;

Control Flow Instructions

Need Conditional branch instructions:

- Format: comp src1, src2, label
- First performs comparison to determine if branch is taken or not: src1 comp src2
- If comparison returns True, then branch is taken, else continue executing program in order.

bge x1, x2, else addi x3, x1, 1 beq x0, x0, end else: addi x3, x2, 2 end:

if (a < b): c = a + 1 else: c = b + 2

assume x1=a; x2=b; x3=c;

Unconditional Control Instructions: Jumps

jal: Unconditional jump and link

- Example: jal x3, label
- Jump target specified as label
- Iabel is encoded as an offset from current instruction
- Link (to be discussed later): is stored in x3
- •jalr: Unconditional jump via register and link
 - Example: jalr x3, 4(x1)
 - Jump target specified as register value plus constant offset
 - Example: Jump target = x1 + 4
 - Can jump to any 32 bit address supports long jumps

Constants and Instruction Encoding Limits

- Instructions are encoded as 32 bits
 - Need to specify operation (10 bits)
 - Need to specify 2 source registers (10 bits) or 1 source register (5 bits) plus a small constant
 - Need to specify 1 destination register (5 bits)
- The constant in register-immediate instructions has to be smaller than 12 bits; bigger constants have to be stored in the memory or a register and then used explicitly
- The constant in a jal instruction is 20 bits wide (7 bits for operation, and 5 bits for register)

Computations on Values in Memory

a = b + c

x1 <- load(Mem[b])
x2 <- load(Mem[c])
x3 <- x1 + x2
store(Mem[a]) <- x3</pre>

x1 <- load(0x4)
x2 <- load(0x8)
x3 <- x1 + x2
store(0x10) <- x3</pre>

Main Memory

Load and Store Instructions

Address is specified as a <base address, offset> pair:

- Base address is always stored in a register
- Offset is specified as a small constant
- Format: lw dest, offset(base) sw src, offset(base)
 - lw x1, 0x4(x0)
 lw x2, 0x8(x0)
 add x3, x1, x2
 sw x3, 0x10(x0)
- x1 <- load(Mem[x0 + 0x4])
 x2 <- load(Mem[x0 + 0x8])
 x3 <- x1 + x2
 store(Mem[x0 + 0x10]) <- x3</pre>

Pseudoinstructions

Aliases to other actual instructions to simplify assembly programming.

Pseudoinstruction:

Equivalent Assembly Instruction:

mv x2, x1 li x2, 3 ble x1, x2, label beqz x1, label bnez x1, label j label

addi x2, x1, 0 addi x2, x0, 3 bge x2, x1, label beq x1, x0, label bne x1, x0, label jal x0, label

Example: Program to Sum Array Elements sum = a[0] + a[1] + a[2] + ... + a[n-1]**Main Memory** (assume base address 100 is already in x10) **Register File** x1, 0x0(x10)Iw aO \cap x2, 0x4(x10)lw a [1] 4 add x3, x0, x0 Addr of a[i] x1 loop: a[n-1] x2 n x4, 0x0(x1)lw **x**3 sum add x3, x3, x4 100 base addi x1, x1, 4 104 x10 n 100 addi x2, x2, -1 108 sum bnez x2, loop x3, 0x8(x10) SW 30

Any Questions?

	.text
start:	addi t1, zero, 0x18
	addi t2, zero, 0x21
cycle:	beg t1, t2, done
	slt t0, t1, t2
	bne t0, zero, if_less
	nop
	sub t1, t1, t2
	j cycle
	nop
if_less:	sub t2, t2, t1
	j cycle
done:	add t3, t1, zero

